Earle W. Jennings, III et al.   <u>PATENT</u>
Application No.: 08/993,442
Page 5

<div align="center"><u>REMARKS</u></div>

After entry of this amendment, claims 1, 3, 10-24 and will be pending in this application. Claims 1 and 10 have been amended. Claims 21-24 have been added. Support for the new and amended claims can be found in the specification. No new matter has been added.

Claims 1, 3, and 10-20 stand rejected under 35 U.S.C. § 103(a) as being unpatentable over Deering et al., United States patent number 5,745,125. Reconsideration of this rejection and allowance of all the pending claims in light of the amendments and remarks is respectfully requested.

<u>Claim 1</u>

Claim 1 stands rejected under 35 U.S.C. § 103(a) as being unpatentable over Deering et al. But Deering et al. do not show or suggest each and every element of claim 1. For example, claim 1 as amended recites "a first shared operand unit...for simultaneously providing a first shared operand to the first MAC unit for computing a first result...and to the second MAC unit for computing a second result." The apparatus shown in Deering et al. is configured such that it cannot provide this feature.

The pending office action identifies the SRAM 153 in Figure 6 as being the shared operand unit. (See office action mailed June 24, 2002.) But the SRAM cannot provide a shared operand to a first MAC unit and a second MAC unit simultaneously as required by the claim.

Rather, the first MAC unit cited by the office action resides in the F-core 352 while the second is in the S-core 356 in Figure 6 of Deering. The SRAM 153 is separated from the S-core by the FS Buffer 384. Accordingly, the SRAM 153 cannot provide an operand simultaneously to a first and second MAC unit as required. For at least this reason, claim 1 should be allowed.

Earle W. Jennings, III et al.   <u>PATENT</u>
Application No.: 08/993,442
Page 6

   <u>Other Claims</u>

   Claim 10 should be allowed for at least similar reasons as claim 1, and for the additional limitations it recites.

   Claims 3 and 11-20 depend on claims 1 and 10 and should be allowed for at least similar reasons as claims 1 and 10, and for the additional limitation they recite.

                              <u>CONCLUSION</u>

   In view of the foregoing, Applicants believe all claims now pending in this application are in condition for allowance and an action to that end is urged. If the Examiner believes a telephone conference would aid in the prosecution of this case in any way, please call the undersigned at 650-326-2400.

                                        Respectfully submitted,

                                        J. Matthew Zigmant
                                        Reg. No. 44,005

TOWNSEND and TOWNSEND and CREW LLP
Two Embarcadero Center, 8th Floor
San Francisco, California 94111-3834
Tel: 650-326-2400
Fax: 415-576-0300
JMZ:jmz
PA 3266516 v1

●   ●

Earle W. Jennings, III et al.   <u>PATENT</u>
Application No.: 08/993,442
Page 7

<u>VERSION WITH MARKINGS TO SHOW CHANGES MADE</u>

1   1.   (Amended)   An integrated circuit for image frame rendering and

2   DSP applications, the integrated circuit during operation operating with memory, the

3   integrated circuit comprising:

4   an interface circuit configured to control access to said memory, the

5   interface circuit coupled to said memory;

6   an embedded processor configured to control the integrated circuit, the

7   embedded processor configured to control the interface circuit to receive information

8   therefrom; and

9   an array processor for performing arithmetic calculations, the array

10   processor coupled to the interface circuit to receive information therefrom and connected

11   to the embedded processor via an internal bus;

12   wherein the array processor comprises:

13   a first multiply/accumulator (MAC) unit coupled to a first local

14   memory, the first local memory comprising a first plurality of operands;

15   a second MAC unit coupled to a second local memory, the second

16   local memory comprising a second plurality of operands; and

17   a first shared operand unit coupled to the first MAC unit and the

18   second MAC unit for <u>simultaneously</u> providing a first shared operand to the first MAC

19   unit for computing a first result in association with the first plurality of operands and to

20   the second MAC unit for computing a second result in association with the second

21   plurality of operands; and

22   wherein the first result and the second result are computed

23   independently of each other; and

24   wherein the array processor further comprises:

Earle W. Jennings, III et al.
Application No.: 08/993,442
Page 8

25   a second shared operand unit coupled to a third MAC unit and a

26 fourth MAC unit for providing a second shared operand to the third MAC unit and the

27 fourth MAC unit.

1   10. (Amended) An integrated circuit using a memory, said

2 integrated circuit comprising:

3   an interface circuit configured to control access to said memory, said

4 interface circuit coupled to said memory;

5   an embedded processor configured to control said integrated circuit, said

6 embedded processor receiving information from said interface circuit; and

7   an array processor for performing mathematical calculations on data

8 received from said interface circuit and connected to said embedded processor via an

9 internal bus, said array processor comprising:

10   a plurality of multiplier/accumulator circuits; and

11   a plurality of shared operand circuits coupled to said plurality of

12 multiplier/accumulator circuits for simultaneously providing a shared operand to at least

13 two of said plurality of multiplier/accumulator circuits.

PA 3266516 v1